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(57) ABSTRACT 
An exemplary embodiment of the present invention provides 
an adaptive power amplifier comprising a transistor, a resis-
tive load, and a tuning circuit. The transistor has a drain, a 
source, and a gate. The resistive load can be electrically 
coupled to the drain. The tuning circuit can be electrically 
coupled to the drain in parallel with the transistor. The tuning 
circuit can comprise an inductor and a capacitive element. 
The inductor and capacitive element can be in series connec-
tion. 
17 Claims, 3 Drawing Sheets 
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ADAPTIVE POWER AMPLIFIER AND 
METHODS OF MAKING SAME 
FEDERALLY SPONSORED RESEARCH 
STATEMENT 
This invention was made with Government support under 
Agreement No. HROOll-10-3-0002, awarded by DARPA 
and under Agreement No. CCF0916270, awarded by the 
National Science Foundation. The Government has certain 
rights in the invention. 
TECHNICAL FIELD OF THE INVENTION 
The various embodiments of the present disclosure relate 
generally to electric circuits. More particularly, the various 
embodiments of the present invention are directed to adaptive 
power amplifiers. 
BACKGROUND OF THE INVENTION 
Modem wireless communication systems require high 
data rates and efficient spectrum utilization which result in 
non-constant envelope modulation schemes and signals hav-
ing high peak-to-average power ratios ("PAPR"). This causes 
the power amplifier ("PA") in the transmitter to operate at 
large power back-off, where traditional PA's show poor effi-
ciency. Efficiency of the power amplifier is critical in portable 
wireless devices as a higher efficiency of the PA leads to 
longer battery lifetime. Further, in base station applications, 
high efficiency PA' s are necessary to reduce power consump-
tion and heat sinking costs. 
Process variations during the manufacturing process also 
give rise to problems with conventional PA's. Specifically, 
with more and more integration of RF power amplifiers in 
deeply scaled CMOS technologies, it is becoming increas-
ingly difficult to exert sufficient control on process variations 
2 
circuit can comprise an inductor and a capacitive element. 
The inductor and capacitive element can be in series connec-
tion. 
In an exemplary embodiment of the present invention, the 
capacitive element can comprise a tunable capacitor. 
In another exemplary embodiment of the present invention, 
the capacitive element can comprise a plurality of capacitors. 
In some embodiments of the present invention, at least two of 
the plurality of capacitors are in parallel connection with each 
10 other. 
In another exemplary embodiment of the present invention, 
the capacitive element is dynamically tunable. In some 
embodiments of the present invention, the capacitive element 
is dynamically tunable by a signal processor or some dedi-
15 cated digital circuits. 
In another exemplary embodiment of the present invention, 
the capacitive element is tuned to a preselected value such that 
the inductor and capacitive element together form a series 
resonant network for a third harmonic of a carrier frequency 
20 of the adaptive power amplifier at peak output power. 
Another exemplary embodiment of the present invention 
provides an adaptive power amplifier comprising a transistor, 
a first inductor, a first capacitor, a load circuit, and a tuning 
circuit. The transistor can have a drain terminal, a source 
25 terminal, and a gate terminal. The source terminal can be 
electrically coupled to an electrical ground. The gate terminal 
can be electrically coupled to an input. The first inductor can 
be electrically coupled to the drain terminal and a voltage 
supply. The first capacitor can be electrically coupled to the 
30 drain (this first capacitor can be the drain to source parasitic 
capacitance of the transistor or a separate capacitor). The load 
circuit can be electrically coupled to the drain in parallel with 
the first capacitor. The load circuit can comprise a load 
capacitor, a load inductor, and a resistive load connected in 
35 series with each other. The tuning circuit can be electrically 
coupled to the drain in parallel with the first capacitor. The 
tuning circuit can comprise a second inductor and a capacitive 
element. The second inductor and capacitive element can be 
in series connection. 
to ensure proper functionality and performance of the PA. 
Another challenge is posed by the reliability issues such as 
oxide break down and hot carrier stress, which are critical in 40 
power amplifiers due to large signal excursions. 
In addition to adaptive power amplifiers, the present inven-
tion also provides methods of providing adaptive power 
amplifiers. An exemplary embodiment of the present inven-
tion provides a method of providing an adaptive power ampli-
fier comprising providing a transistor having a drain, a source, 
and a gate, electrically coupling a resistive load to the drain, 
and electrically coupling a tuning circuit to the drain in par-
Conventionally, the challenges of dealing with efficiency 
reduction with power back-off, performance degradation due 
to process variation, and reliability issues have been 
addressed by modifying traditional PA circuits. Efficiency 45 
improvement techniques include Doherty architecture, enve-
lope tracking ("ET"), envelope elimination and restoration 
("EER") techniques, out-phasing or linear amplification 
using nonlinear components ("LINC"), and pulse-width 
modulation. These techniques, however, have their own dis- 50 
advantages. 
Therefore, there is a desire for improved PA's that address 
one or more of the disadvantages discussed above. Various 
embodiments of the present invention address these desires. 
allel connection with the transistor with the tuning circuit 
comprising an inductor and a capacitive element in series 
connection. 
In another exemplary embodiment of the present invention, 
the capacitive element can comprise a dynamically tunable 
capacitor and the method can further comprise tuning the 
tunable capacitor to a predetermined capacitance. 
In another exemplary embodiment of the present invention, 
BRIEF SUMMARY OF THE INVENTION 
The present invention relates to adaptive power amplifiers 
and methods of providing power amplifiers. An exemplary 
embodiment of the present invention provides an adaptive 
power amplifier comprising a transistor, a resistive load, and 
a tuning circuit. The transistor can have a drain, a source, and 
55 the capacitive element can comprise a plurality of capacitors 
and the method further comprises arranging the plurality of 
capacitors such that the capacitive element has a preselected 
effective capacitance. In some embodiments of the present 
invention, at least two of the plurality of capacitors can be in 
60 parallel connection with each other. 
a gate. The resistive load can be electrically coupled to the 
drain. In some embodiments, the resistive load can be elec-
trically coupled to the drain through inductive and capacitive 65 
elements. The tuning circuit can be electrically coupled to the 
drain in parallel connection with the transistor. The tuning 
In another exemplary embodiment of the present invention, 
the method can further comprise dynamically tuning the 
capacitive element via a feedback loop with a digital signal 
processor or dedicated digital circuits. 
In another exemplary embodiment of the present invention, 
the method can further comprise tuning the capacitive ele-
ment to a preselected capacitance such that the inductor and 
US 9,024,691 B2 
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capacitive element together form a series resonant network 
for a third harmonic of a carrier frequency of the adaptive 
power amplifier at peak output power. 
These and other aspects of the present invention are 
described in the Detailed Description of the Invention below 
and the accompanying figures. Other aspects and features of 
embodiments of the present invention will become apparent 
4 
scope of the invention. Such other components, steps, and 
materials not described herein can include, but are not limited 
to, similar components or steps that are developed after devel-
opment of the invention. 
to those of ordinary skill in the art upon reviewing the follow-
ing description of specific, exemplary embodiments of the 
present invention in concert with the figures. While features 10 
of the present invention may be discussed relative to certain 
embodiments and figures, all embodiments of the present 
invention can include one or more of the features discussed 
herein. Further, while one or more embodiments may be 
discussed as having certain advantageous features, one or 15 
more of such features may also be used with the various 
embodiments of the invention discussed herein. In similar 
fashion, while exemplary embodiments may be discussed 
below as device, system, or method embodiments, it is to be 
understood that such exemplary embodiments can be imple- 20 
mented in various devices, systems, and methods of the 
Some embodiments of the present invention provide adap-
tive power amplifiers using an LC tuning circuit with a vari-
able capacitor to address the disadvantages of conventional 
amplifiers. Specifically, various embodiments of the present 
invention provide improved efficiency with power back-off, 
improved reliability, and improved compensation for process 
variation effects. Further the tuning circuit of the present 
invention provides a much simpler architecture than that of 
conventional amplifiers. 
As shown in FIG. 1, an exemplary embodiment of the 
present invention provides an adaptive power amplifier 100 
comprising a transistor 105, a first inductor 150, a first capaci-
tor 145, a load circuit 165, and a tuning circuit 115. The 
transistor 105 can be many transistors known in the art, 
including, but not limited to N-type MOSFET transistors, and 
the like. In some embodiments of the present invention, the 
transistor 105 can operate as a switch. In an exemplary 
embodiment of the present invention, the transistor is an 
NMOS transistor. The transistor can have a drain terminal 
106, a source terminal, and a gate terminal 108. The source 
present invention. 
BRIEF DESCRIPTION OF THE DRAWINGS 
25 terminal 107 can be electrically coupled to an electrical 
ground 170. The gate terminal 108 can be electrically coupled 
to an input 160. The input 160 can be many inputs. In an 
exemplary embodiment of the present invention, the input 
The following Detailed Description of the Invention is 
better understood when read in conjunction with the 
appended drawings. For the purposes of illustration, there is 
shown in the drawings exemplary embodiments, but the sub-
ject matter is not limited to the specific elements and instru- 30 
mentalities disclosed. 
160 can be a pulse width modulated ("PWM") input signal. 
The first inductor 150 can be electrically coupled to the 
drain terminal 106 and a voltage supply 155. The first capaci-
tor 145 can be electrically coupled to the drain 106. The load 
circuit 165 can be electrically coupled to the drain 106 in 
parallel connection with the first capacitor 145. The load 
FIG. 1 provides a circuit diagram of an adaptive power 
amplifier, in accordance with an exemplary embodiment of 
the present invention. 
FIG. 2 provides a drain waveform with and without a 
tuning circuit for 50% duty cycle, in accordance with an 
exemplary embodiment of the present invention. 
FIG. 3 provides a drain waveform with a fixed capacitor in 
the tuning circuit and capacitance value tuned for 30% duty 
cycle, in accordance with an exemplary embodiment of the 
present invention. 
FIG. 4 provides a plot of the efficiency of a power amplifier 
for different duty cycles of the driving waveform with fixed 
capacitor and with dynamically tuned capacitor, in accor-
dance with an exemplary embodiment of the present inven-
tion. 
FIG. 5 provides a plot of various capacitance values of the 
capacitor of the tuning circuit for improving efficiency at 
different duty cycles, in accordance with an exemplary 
embodiment of the present invention. 
FIG. 6 provides a plot of the efficiency of a power amplifier 
at different duty cycles for nominal adaptation and process 
variation tolerant adaptation, in accordance with an exem-
plary embodiment of the present invention. 
DETAILED DESCRIPTION OF THE INVENTION 
To facilitate an understanding of the principles and features 
of the present invention, various illustrative embodiments are 
explained below. To simplify and clarify explanation, the 
invention is described below as applied to power amplifiers. 
The components, steps, and materials described hereinaf-
ter as making up various elements of the invention are 
intended to be illustrative and not restrictive. Many suitable 
components, steps, and materials that would perform the 
same or similar functions as the components, steps, and mate-
rials described herein are intended to be embraced within the 
35 circuit 165 can comprise a load capacitor 135, a load inductor 
140, and a resistive load 130 in series connection. 
The tuning circuit 115 can be electrically coupled to the 
drain 106 in parallel with the first capacitor 145. The tuning 
circuit 115 can also be in parallel with the load circuit 165. 
40 The tuning circuit 115 can comprise a second inductor 120 
and a capacitive element 125. The second inductor 120 and 
capacitive element 125 can be in series connection. 
The capacitive element 125 can be many capacitive ele-
ments or capacitive systems known in the art. In an exemplary 
45 embodiment of the present invention, the capacitive element 
125 can be tunable, i.e., the effective capacitance of the 
capacitive element 125 can be controlled. In some embodi-
ments, the capacitive element 125 comprises a single tunable 
capacitor. In another exemplary embodiment of the present 
50 invention, the capacitive element 125 is dynamically tunable, 
i.e., the capacitance of the capacitive element 125 can be 
altered during operation of the amplifier 100. In some 
embodiments of the present invention, the capacitive element 
125 is dynamically tunable by a signal processor or dedicated 
55 digital circuits. In some embodiments of the present inven-
tion, the capacitive element 125 can comprise a plurality of 
capacitors. In some embodiments of the present invention, at 
least two of the plurality of capacitors are in parallel connec-
tion with each other. For example, the capacitive element 125 
60 can comprise plurality of parallel connected switch-capaci-
tors. Each switch-capacitor can comprise a switch, e.g. tran-
sistor, and a capacitor serially connected. In such an embodi-
ment, the effective capacitance of the capacitive element 125 
can be tuned to a preselected effective capacitance by opening 
65 and closing one or more of the switches of the switch-capaci-
tors. In some embodiments of the present invention, a signal 
processor or dedicated digital circuits can be operative to 
US 9,024,691 B2 
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open and close one or more of the switches of the switch-
capacitors, and thus tune the capacitive element 125. Accord-
ingly, in some embodiment of the present invention, the 
capacitive element 125 can be dynamically tunable to control 
its effective capacitance during operation of the power ampli-
fier 100 to improve one or more characteristics of the ampli-
fier, e.g., efficiency. 
6 
at all duty cycles. In some embodiments of the present inven-
tion, for improving efficiency with power back-off, dynamic 
adaptation of the capacitive element 125 can be performed at 
the envelope frequency only. 
The adaptive power amplifier shown in FIG. 1 is merely 
one exemplary embodiment of the present invention. The 
present invention is not limited to the specific embodiment 
shown in FIG. 1. For example, another exemplary embodi-
ment of the present invention provides an adaptive power 
amplifier comprising a transistor 105, a resistive load 130, 
and a tuning circuit 115. The resistive load can be electrically 
coupled to transistor 105. The tuning circuit 115 can be elec-
trically coupled to the transistor 105 in parallel connection 
with the transistor 105. The tuning circuit 115 can comprise 
Various embodiments of the present invention can also 
provide improved tolerance to process variations. With scal-
ing of CMOS transistors, RF circuits are becoming more and 
more susceptible to process variation and maintaining the 
required performance of the circuit in presence of suchmanu-
lO facturing defects is a big challenge. Self-healing techniques 
attempt to ensure that by making RF circuits tunable and 
using available on-chip digital logic to control the values of 
the tuning knobs, effects of process variation can be miti-
an inductor 120 and a capacitive element 125. The inductor 
120 and capacitive element 125 can be in serial connection. 
15 gated. Process variation can affect the active and passive 
components and results in degradation of performance. With 
the present invention, however, it can be shown that in the 
presence of process variation, optimal settings of the capaci-
tor element 125 with duty cycle variation will be different 
As discussed above, various embodiments of the present 
invention offer improved reliability over conventional ampli-
fiers. The output power achievable in a class-E power ampli-
fier is limited by the constraints on the maximum drain volt-
age swing of the transistor 105 as high peak drain voltage can 
cause break-down. For peak output power (50% duty cycle) 
and power levels close to peak power, in some embodiments 
20 
from the nominal case. Using built-in-self-test ("BIS T") tech-
niques, effects of process variation can be detected and set-
tings of the capacitive element 125 can be determined accord-
ingly to obtain best possible performance from that particular 
process shifted instance. 
25 
Analysis of a tuning circuit 115 in accordance with an 
exemplary embodiment of the present invention is discussed 
below. The tuning circuit 115 can contribute a current that 
charges the parallel capacitor 145 and modifies the drain 
waveform of the transistor switch 105. In some embodiments 
of the present invention, for peak output power (50% duty 
cycle), the tuning circuit 115 creates a series resonant net-
work for 3rd harmonic of the carrier frequency such that 3 
f0 =1/(2rrVLBCB) where f0 is the carrier frequency. The tuning 
circuit 115 can also reduce peak drain voltage such that the 
of the present invention, the capacitance of the capacitive 
element 125 can be set in such a way that the capacitive 
element 125 and the inductor 120 form a series resonance 
network tuned to the 3rd harmonic of the carrier frequency, 30 
thus introducing a 3rd harmonic current in the circuit that 
charges the first capacitor 145 when the gate voltage is low 
and the transistor 105 is turned off. This 3rd harmonic contri-
bution shapes the drain voltage waveform in such a way that 
the peak value of the drain voltage can be reduced and hence 35 amplifier 100 actually operates in class-E/F3 mode. The fol-
lowing analysis shows how the tuning circuit affects the drain 
swing of the transistor 105 for 50% duty cycle. it improves reliability of the power amplifier. In this case, the power amplifier can operate in class-E/F3 mode. The present 
invention is not limited to the 3rd harmonic contribution; 
instead, as those skilled in the art would recognize, the capaci-
tive element 125 may be tuned to introduce other harmonics, 
which would still provide improved reliability over conven-
tional amplifiers. 
Class-E power amplifiers operate based on the principle of 
zero voltage switching ("ZVS") and zero voltage slope 
40 switching ("ZdVS"). The transistor 105, which can behave as 
a switch, is turned on when the voltage across the transistor 
105 and its slope are both zero which, in the ideal case, 
ensures that no power is lost due to the discharge of the 
parallel capacitor 145 and high efficiency is achieved. The 
Various embodiments of the present invention can also 
provide improved efficiency over conventional amplifiers. 
High peak-to-average power ratio in a modulated signal 
forces the power amplifier to operate at large power back-off 
where power amplifiers perform poorly in terms of efficiency. 
Class-E power amplifiers show very high efficiency due to 
ZVS and ZdVS conditions, which ensure that when the tran-
sistor 105 is turned on, voltage across the transistor 105 is 50 
minimal and power loss due to discharge of the first capacitor 
145 is minimized. In a static design of class-E power ampli-
fier, ZVS and ZdVS conditions can be satisfied at a fixed duty 
cycle of the driving waveform and for other duty cycles dis-
charge of the first capacitor 145 reduces efficiency. Accord- 55 
ingly, in some embodiments of the present invention, an adap-
tive power amplifier is designed to satisfy zero voltage 
switching condition at 50% duty cycle. For other duty cycles, 
the capacitor element can be tuned properly so that the current 
introduced by the tuning circuit shapes the drain voltage in 60 
such a way that it minimizes the voltage across the switch 
when it is turned on. This leads to improvement of efficiency 
with power back-off. While determining the values of the 
capacitance of the capacitive element 125 for different duty 
cycles, it is also ensured that introduction of the additional 65 
current does not create a high peak voltage at the drain 106 of 
the transistor 105 and thus maintains reliability of the device 
45 ZVS and ZdVS conditions can be written as shown in Equa-
tions 1 and 2. 
VD(2Jr/w)=0 Equation 1 
d/VD(t) I 
-- -0 
&t t=l!r/w -
Equation 2 
In Equations 1 and 2, V n(t) is the drain voltage of the 
switching transistor 105, the switch 105 is closed during the 
time interval Ost<dJt/w and open during dit/wst<2it/w, and w 
and d denote the angular switching frequency and duty cycle, 
respectively. When the switch 105 is open, the current flowing 
in the tuning circuit 115 charges the parallel capacitor 145, 
and current through the capacitor 145 in the presence of the 
tuning circuit 115 can be written as shown in Equation 3. 
lc(t) = __'.__[ (VDD-VD(t))d/t+h(d/n/w)+IA(t)+ls(t) 
Le dJr/w 
Equation 3 
US 9,024,691 B2 
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In Equation 3, Le is the inductor 150 connecting the drain 
106 to the supply (V DD) 155 andIL(t), IA(t)=Ifsin (wt+cjl 1) and 
IB(t)=Iv sin (3wt+cp3 ) are the currents flowing through the 
inductor 150 L0 the resistive load 130 R and the tuning 
circuit 115, respectively. Equation (3) can be written in the 
form of differential equation shown in Equation 4. 
d 2 VD(t) 
LcCp~ + VD(t) - VDD -
Equation 4 
wLcf 1cos(wt + ¢!) - 3wLcf31cos(3wt + !fi3) = 0 
By solving for Equation 4, the drain voltage of the NMOS 
transistor can be found as shown in Equation 5. 
VD(t) = A1cos( ~) +A2sin( ~)+ VDD + 
v LcCp .\. v LcCp 
Equation 5 
wLclf 3wLcl3f 
l-w2LcCp cos(wt+!/!1)+ l-9w2LcCp cos(3wt+!fi3) 
In Equation 5, values of A 1 and A2 can be found from the 
conditions given in Equations 1 and 2. The last term in Equa-
tion 5 is the contribution of the third harmonic current flowing 
in the tuning circuit, and this third harmonic component, 
added with other terms in Equation 5, shapes the drain wave-
form in such a way that peak swing is reduced as compared to 
the case when there is no third harmonic current. 
For other duty cycles, capacitance of the capacitive ele-
ment 125 can be changed, which results in a different shaping 
that minimizes the voltage across the transistor 105 at the time 
when the switch 105 is turned on. 
Experimental results obtained with an exemplary embodi-
ment of the present invention will now be described. The 
exemplary power amplifier was designed in an advanced 65 
nm CMOS process for 2.4 GHz frequency. A finite inductor 
was used in placed of the choke inductor Le. The inductor was 
assumed to be on chip with a quality factor of 10. The results 
are illustrated in FIGS. 2-6, in accordance with an exemplary 
embodiment of the present invention. 
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kept fixed at its value of 50% duty cycle (CB-LB tuned to the 
3rd harmonic) and with CB tuned properly to reduce drain 
voltage at turn on time for 30% duty cycle. It is evident from 
FIG. 3 that by tuning CB properly at different duty cycles, 
power dissipation can be reduced. While tuning CB to 
improve efficiency, it is also ensured that peak of drain volt-
age does not go beyond 3.7 volts which is the reliability limit. 
FIG. 4 shows efficiency of the power amplifier at different 
duty cycles with CB tuned to reduce power dissipation and 
10 with CB kept fixed at its value of 50% duty cycle ( class-E/F 3 
operation). It is evident from FIG. 4 that tuning CB for differ-
ent duty cycles can improve efficiency significantly with 
power back-off. Capacitance values of CB required at differ-
ent duty cycles to achieve this efficiency improvement are 
15 plotted in FIG. 5 which shows that a tuning range of0.5 pF to 
2.1 pF is needed. As discussed above, this tunable capacitor 
CB can be implemented as a varactor or as a set of unit 
capacitors connected through switches where different 
amounts of capacitance can be obtained by turning on appro-
20 priate number of switches. 
Tuning for Process Variation Tolerance: Process variation 
effects were introduced in the simulation framework and a 
particular process shifted instance of the PA was considered 
to validate the proposed process variation tolerant adaptation 
25 scheme. This exemplary PA instance is simulated with differ-
ent duty cycles of the driving waveform with CB tuned 
dynamically as shown in FIG. 5 (nominal adaptation) and 
efficiency is measured. Now, the adaptation settings com-
puted for the nominal instance may not be optimal for a 
30 process shifted instance and performance improvement is 
possible by finding out best adaptation settings for that par-
ticular instance. This can be done by applying BIST tech-
niques and measuring performance of the PA using on-chip 
sensors and using integrated digital signal processor to deter-
35 mine best tuning knob settings for a process varied instance in 
a standard self-healing framework. Optimal settings of CB at 
different duty cycles can be computed for the process shifted 
PA considered in our simulation so that efficiency is maxi-
mized without violating the reliability constraint of peak 
40 drain voltage swing. The optimal adaptation settings for this 
instance are found to be different from that of a nominal 
Tuning for Reliability: FIG. 2 shows gate driving wave-
form with 50% duty cycle and zero voltage switching wave-
form at the drain of the NMOS switch with and without the 45 
instance. Efficiency values of the process shifted instance are 
shown in FIG. 6 with nominal adaptation (broken line) and 
optimal adaptation for this particular instance (solid line). It is 
evident from FIG. 6 that using this process variation tolerant 
adaptation scheme, performance degradation (efficiency tuning circuit (LB-CB). In this case when the gate driving 
waveform has 50% duty cycle, CB is tuned such that CB and 
LB form a series resonant circuit at 3rd harmonic which is 7.2 
GHz. This 3rd harmonic current reduces the peak of the drain 
voltage swing from 5.1 volts to 3.7 volts as shown in FIG. 2 
and thus improves the reliability of the power amplifier. 100 
mW of peak output power is obtained from the power ampli-
fier at 50% duty cycle with 76% peak efficiency. The effi-
ciency loss is contributed by resistive components of the 
inductors and finite on-resistance of the NMOS switch. 
Tuning for Efficiency: Power back-off is created by reduc-
ing the duty cycle of the gate driving waveform. At a lower 
duty cycle, ZVS condition gets violated and the switch is 
turned on when there is significant voltage across the switch. 
This results in discharge of the capacitor Cp and loss of 
efficiency. By tuning CB properly and controlling the current 
added by the network CB-LB, drain voltage waveform can be 
modified such that voltage across the switch is reduced at the 
time of turn on for any duty cycle. This reduces power dissi-
pation due to discharge of capacitor Cp which in turn 
improves efficiency at lower duty cycles. FIG. 3 shows two 
cases: drain voltage waveforms at 30% duty cycle with CB 
reduction) due to process shift can be mitigated to certain 
extent by finding out best adaptation settings for each process 
varied instance. If due to process variation, capacitance val-
50 ues of CB change at different settings, such changes will be 
taken care of by the proposed process variation tolerant adap-
tation scheme as it finds out the best setting to maximize 
efficiency without violating reliability constraints at each 
55 
duty cycle. 
While various embodiments above are discussed as having 
a tunable capacitive element in the tuning circuit, those 
skilled in the art would also appreciate that appreciate that 
various embodiments of the present invention can also 
include a tunable inductive element in the tuning circuit. For 
60 example, the tuning circuit 115 can comprise a tunable induc-
tive element and a fixed capacitive element, a fixed inductive 
element and a tunable capacitive element, or a tunable induc-
tive element and a tunable capacitive element, in accordance 
with various embodiments of the present invention. Further, 
65 similar to the capacitive element, the inductive element could 
also comprise a plurality of inductors. In some embodiments 
of the present invention, at least two of the plurality of induc-
US 9,024,691 B2 
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tors are connected in parallel. In some embodiments of the 
present invention, the plurality of inductors are connected in 
parallel with switches. In some embodiments of the present 
invention, a signal processor or dedicated digital circuits 
could be used to dynamically tune the inductive element to a 
predetermined inductance, similar to how the capacitive ele-
ment can be tuned. 
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Furthermore, the purpose of the foregoing Abstract is to 
enable the United States Patent and Trademark Office and the 
public generally, and especially including the practitioners in 
the art who are not familiar with patent and legal terms or 
phraseology, to determine quickly from a cursory inspection 
the nature and essence of the technical disclosure of the 
application. The Abstract is neither intended to define the 
claims of the application, nor is it intended to be limiting to 
the scope of the claims in any way. Instead, it is intended that 
10 the invention is defined by the claims appended hereto. 
As discussed above, in addition to adaptive power ampli-
fiers, the present invention also provides methods of provid-
ing adaptive power amplifiers. The various steps described 
above can be used to carry out various methods of providing 
adaptive power amplifiers. An exemplary embodiment of the 
present invention provides a method of providing an adaptive 
power amplifier comprising providing a transistor having a 15 
drain, a source, and a gate, electrically coupling a resistive 
load to the drain, and electrically coupling a tuning circuit to 
the drain in parallel with the transistor with the tuning circuit 
comprising an inductor and a capacitive element in series 
connection. 
In another exemplary embodiment of the present invention, 
the capacitive element can comprise a dynamically tunable 
capacitor and the method can further comprise tuning the 
tunable capacitor to a predetermined capacitance. 
20 
What is claimed is: 
1. An adaptive power amplifier comprising: 
a transistor having a drain, a source, and a gate; 
a resistive load electrically coupled to the drain; and 
a tuning circuit electrically coupled to the drain in parallel 
with the transistor, the tuning circuit comprising an 
inductor and a capacitive element, the inductor and 
capacitive element in series connection, 
wherein the capacitive element of the tuning circuit is 
tuned to a preselected value such that the inductor and 
capacitive element together form a series resonant net-
work for a third harmonic of a carrier frequency of the 
adaptive power amplifier at peak output power. 
2. The adaptive power amplifier of claim 1, wherein the 
capacitive element comprises a tunable capacitor. 
3. The adaptive power amplifier of claim 1, wherein the 
capacitive element comprises a plurality of capacitors. 
In another exemplary embodiment of the present invention, 25 
the capacitive element can comprise a plurality of capacitors 
and the method further comprises arranging the plurality of 
capacitors such that the capacitive element has a preselected 
effective capacitance. In some embodiments of the present 
invention, at least two of the plurality of capacitors can be in 
parallel connection with each other. 
4. The adaptive power amplifier of claim 3, wherein at least 
30 two of the plurality of capacitors are connected in parallel 
through switches. 
5. The adaptive power amplifier of claim 1, wherein the 
capacitive element is dynamically tunable. 
In another exemplary embodiment of the present invention, 
the method can further comprise dynamically tuning the 
capacitive element via a feedback loop with a digital signal 
processor or dedicated digital circuits. 
6. The adaptive power amplifier of claim 1, wherein the 
35 capacitive element is dynamically tunable by a signal proces-
sor or dedicated digital circuits. In another exemplary embodiment of the present invention, 
the method can further comprise tuning the capacitive ele-
ment to a preselected capacitance such that the inductor and 
capacitive element together form a series resonant network 
for a third harmonic of a carrier frequency of the adaptive 40 
power amplifier at peak output power. 
In many of the exemplary embodiments of the present 
invention discussed above, the tuning circuit is shown as 
including an inductive element and a capacitive element con-
nected in series. Those skilled in the art, however, would 45 
appreciate that the tuning circuit of the present invention can 
take many different forms for introducing harmonic currents 
in the circuit that charge the first capacitor 145 when the gate 
voltage is low and the transistor 105 is turned off. 
It is to be understood that the embodiments and claims 50 
disclosed herein are not limited in their application to the 
details of construction and arrangement of the components 
set forth in the description and illustrated in the drawings. 
Rather, the description and the drawings provide examples of 
the embodiments envisioned. The embodiments and claims 55 
disclosed herein are further capable of other embodiments 
and of being practiced and carried out in various ways. Also, 
it is to be understood that the phraseology and terminology 
employed herein are for the purposes of description and 
should not be regarded as limiting the claims. 60 
Accordingly, those skilled in the art will appreciate that the 
conception upon which the application and claims are based 
may be readily utilized as a basis for the design of other 
structures, methods, and systems for carrying out the several 
purposes of the embodiments and claims presented in this 65 
application. It is important, therefore, that the claims be 
regarded as including such equivalent constructions. 
7. An adaptive power amplifier, comprising: 
a transistor having a drain terminal, a source terminal, and 
a gate terminal, wherein the source terminal is electri-
cally coupled to an electrical ground, and wherein the 
gate terminal is electrically coupled to an input; 
a first inductor electrically coupled to the drain terminal 
and a voltage supply; 
a first capacitor electrically coupled to the drain termi-
nal; 
a load circuit electrically coupled to the drain terminal in 
parallel with the first capacitor, the load circuit com-
prising a load capacitor, a load inductor, and a resis-
tive load in series connection with each other; and 
a tuning circuit electrically coupled to the drain in par-
allel with the first capacitor, the tuning circuit com-
prising a second inductor and a capacitive element, 
the second inductor and capacitive element in series 
connection, 
wherein the capacitive element of the tuning circuit is 
tuned to a preselected value such that the second 
inductor and capacitive element together form a series 
resonant network for a third harmonic of a carrier 
frequency of the adaptive power amplifier at peak 
output power. 
8. The adaptive power amplifier of claim 7, wherein the 
capacitive element comprises a tunable capacitor. 
9. The adaptive power amplifier of claim 7, wherein the 
capacitive element comprises a plurality of capacitors. 
10. The adaptive power amplifier of claim 9, wherein at 
least two of the plurality of capacitors are connected in par-
allel through switches. 
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11. The adaptive power amplifier of claim 7, wherein the 
capacitive element is dynamically tunable. 
12. The adaptive power amplifier of claim 7, wherein the 
capacitive element is dynamically tunable by a signal proces-
sor or dedicated digital circuits. 
13. A method of providing an adaptive power amplifier, 
comprising: 
providing a transistor having a drain, a source, and a gate; 
electrically coupling a resistive load to the drain; 
electrically coupling a tuning circuit to the drain in parallel 10 
with the transistor, the tuning circuit comprising an 
inductor and a capacitive element, the inductor and 
capacitive element in series connection; and 
tuning the capacitive element to a preselected capacitance 
such that the inductor and capacitive element together 15 
form a series resonant network for a third harmonic of a 
carrier frequency of the adaptive power amplifier at peak 
output power. 
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14. The method of providing an adaptive power amplifier 
of claim 13, wherein the capacitive element comprises a 
dynamically tunable capacitor, the method further compris-
ing tuning the tunable capacitor to a predetermined capaci-
tance. 
15. The method of providing an adaptive power amplifier 
of claim 13, wherein the capacitive element comprises a 
plurality of capacitors, the method further comprising arrang-
ing the plurality of capacitors such that the capacitive element 
has an preselected effective capacitance. 
16. The method of providing an adaptive power amplifier 
of claim 15, wherein at least two of the plurality of capacitors 
are connected in parallel through switches. 
17. The method of providing an adaptive power amplifier 
of claim 13, further comprising dynamically tuning the 
capacitive element via a feedback loop with a digital signal 
processor or dedicated digital circuits. 
* * * * * 
